Improving the Floating Point Addition and Subtraction Constraints

نویسندگان

  • Bruno Marre
  • Claude Michel
چکیده

Solving constraints over the oating point numbers is a key issue in the process of software validation and veri cation. Techniques to solve such constraints on the basis of projection functions have been successfully developed. However, though correct, this approach can lead to slow convergence phenomena for very common constraints like addition and subtraction constraints. In this paper, we introduce new addition and subtraction constraints which, thanks to a new oating point subtraction property, directly compute optimal bounds for the domain of the variables at a low cost. Preliminary experiments have shown that these constraints can drastically speed up the ltering process.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Comparative Analysis between Logarithmic Number System and Floating-point ALU

Floating-point ALU The ease and accuracy of executing the multiplication and division operations by using either fixed-point addition or subtraction is what makes the logarithmic number system an attractive option. However, its main drawback is the complexity of performing addition and subtraction operations. In this paper, an analysis is carried out to compare the current state-of-the-art loga...

متن کامل

ASIC Design of Butterfly Unit Based on Non-Redundant and Redundant Algorithm

Fast Fourier Transform (FFT) processors employed with pipeline architecture consist of series of Processing Elements (PE) or Butterfly Units (BU). BU or PE of FFT performs multiplication and addition on complex numbers. This paper proposes a single BU to compute radix-2, 8 point FFT in the time domain as well as frequency domain by replacing a series of PEs. This BU comprises of fused floating ...

متن کامل

Implementation of Floating Point and Logarithmic Number System Arithmetic Unit and Their Comparison for Fpga

Floating point (FP) representation is commonly used to represent real numbers. Some papers have suggested the use of logarithmic number system (LNS) in addition to floating point. In LNS, a real number is represented as a fixed point logarithm. Therefore multiplication and division in LNS are much simpler in comparison to that in FP, so the LNS can be beneficial if addition and subtraction can ...

متن کامل

Paper Title Low Cost and Low Power Floating-point Fused Multiply-Add Unit Design with Proxy Bits and Weighted 2-Level Booth Encoding

With the appearance of high performance mobile devices, low cost and low power consumption have become important issues in high performance processors. To meet the needs, low cost and low power floating-point fused multiply-add unit is proposed in this paper. According to the area and power consumption analysis, the multiplication part in fused multiplyadd operation accounted for most power con...

متن کامل

Design and Implementation of Complex Floating Point Processor Using Fpga

This paper presents complete processor hardware with three arithmetic units. The first arithmetic unit can perform 32-bit integer arithmetic operations. The second unit can perform arithmetic operations such as addition, subtraction, multiplication, division, and square root on 32-bit floating point numbers. The third unit can perform arithmetic operations such as addition, subtraction, multipl...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010